| Subject Code: 24EC11RC09 R-24 | Reg No: | | | | | | | | | | | | |
|-------------------------------|---------|--|--|--|--|--|--|--|--|--|--|--|--|
|-------------------------------|---------|--|--|--|--|--|--|--|--|--|--|--|--|

GAYATRI VIDYA PARISHAD COLLEGE OF ENGINEERING FOR WOMEN (Autonomous)

(Affiliated to Andhra University, Visakhapatnam) II B.Tech. - I Semester Regular Examinations, Nov – 2025

Linear ICs & Applications

| | 1. All questions carry equal marks | | | | | | |
|--|---|----------|--------------|--|--|--|--|
| 2. Must answer all parts of the question at one place Time: 3Hrs. Max Mark | | | | | | | |
| | III.e. Jiiis. | 1ax IVIa | | | | | |
| | <u>UNIT-I</u> | | | | | | |
| 1. | a. Derive the frequency response of an op-amp and explain the concept of slew rate.b. Discuss various compensation techniques used to improve stability. | ate | (7M) (7M) | | | | |
| | OR | | | | | | |
| 2. | a. Explain the internal block diagram of 741 op-amp with neat sketch.b. Analyze the parameters affecting op-amp performance in linear region. | | (7M) (7M) | | | | |
| | <u>UNIT-II</u> | | | | | | |
| 3. | a. Design and analyze an op-amp based inverting and non-inverting amplifierb. Explain the operation of integrator and differentiator circuits. | | (7M) (7M) | | | | |
| | OR | | | | | | |
| 4. | a. Explain the operation of Adder and Subtractor circuits using OP-AMP.b. Derive the expression for frequency of oscillations of an RC phase shift oscillations. | tor. | (7M) (7M) | | | | |
| | <u>UNIT-III</u> | | | | | | |
| 5. | a. Explain the design of a Schmitt Trigger Circuit using OP-AMP.b. Explain the operation of a monostable multivibrator circuit. | | (7M) (7M) | | | | |
| | OR | | | | | | |
| 6. | a. Describe the working of active filters and derive transfer functions for LPF andb. Discuss the effect of finite open loop gain on filter response. | HPF. | (7M) (7M) | | | | |
| | <u>UNIT-IV</u> | | | | | | |
| 7. | a. Explain the working of ADC using successive approximation method.b. Derive the relation between resolution and quantization error in DAC. | | (7M) (7M) | | | | |
| | OR | | | | | | |
| 8. | a. Design a 4-bit binary-weighted DAC using op-amps and resistors.b. Compare R-2R ladder and binary-weighted DACs in terms of accuracy and lin | earity. | (7M) (7M) | | | | |

UNIT-V

| a. Describe the functional block diagram and working of 555 timer in astable mode. b. Discuss applications of 555 timer as monostable multivibrator. | | |
|---|--|------|
| | OR | |
| 10. a. Explain the functional diagram of PLL and its applications in frequency synthesis. | | |
| | b. Analyze VCO characteristics and lock range of PLL circuits. | (7M) |